

Boolean Algebra and Logic Gates

Introduction to Logic Gates

It has been mentioned earlier that a computer works on the theory of ON and OFF. A ON is also 1, whereas OFF is known as 0. These two states can be called hot (High) (1) and cold (Low) (0), also. The language for computer is based on these 1s and 0s, rather than on decimal symbols or alphabet.

For example, if alternate ON and OFF are recorded they can be symbolically represented as:

Such sequences ensure the beginning of a language that can be understood by both man and machine. The gate is a circuit with one or more input signals but only one output signal.

Thus, we can say that Gates are digital circuits because the input and output signals are either low or high voltages. Gates are often called logic circuits because they can be analyzed with Boolean algebra. It is very helpful to know the first 16 binary numbers for 0 and 1, they can be represented as:

| Decimal Number | Binary Number |
|----------------|---------------|
| 0 | 0000 |
| | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| 4 | 0100 |

Boolean Algebra and Logic Gates

| | 0101 |
|----|------|
| 5 | 0110 |
| 6 | 0111 |
| 7 | 1000 |
| 8 | 1001 |
| 9 | 1010 |
| 10 | 1011 |
| 11 | 1100 |
| 13 | 1101 |
| 13 | 1110 |
| 15 | 1111 |

Note that 0000 (0) is as much a number as any other number.

All electrical components of the machine also work in binary form, i.e., they operate in one of the following two states:

| Magnets | are either | magnetised | or | demagnetised |
|-----------------|------------|------------|------|----------------|
| Transistors | are either | conducting | or | non-conducting |
| Electric pulses | are either | present | or . | absent |
| The system | is either | on | ог | off |
| You | are either | sleep | or | awake |

The basic thing to understand here is that all the information given to the machine is in binary state. It is represented either by the presence or the absence of signals.

| 1.1 | Yes | | | | or | | | NT. |
|-----|-----|-----|-------|--------|-----------|-------------|-------|--------|
| | | | | | UI . | | +677 | No |
| 1 | ru | e 🖑 | | gradi. | or | | 1 1/4 | False |
| * | | | 13. | | District. | | | 1 alsc |
| L |) n | | . Par | ATE . | or | | | Off |
| 1 | | | | | | | | |
| | | | | | or | i in biglia | | 0 |

This two state system, a binary system, is applied to the computer in are:

AND

OR

NOT

And Gate

Consider the following statement.

IF Sachin scores a century AND gets 5 wickets THEN he will get the man of the match award. In this particular case, Sachin must meet both the conditions to get the man of the match award. If any one of the above condition is not met, he will not get the award.

So this can be represented as follows:

- 1 for conditions being met
- 0 for conditions not having met

OR

Let us now look at the above in another way.

IF Sachin scores a century OR gets 5 wickets THEN he will get the man of the match award.

So in this case even if one of the two conditions are met, he will get the award.

NOT Gates

Here the things are different. It can be explained as:

IF the input is 1 THEN the output is 0

IF the input is 0 THEN the output is 1

IF the input is NO THEN the output is YES

IF the input is YES THEN the output is NO


In other words, it reverses the signals and, for this reason, the NOT operator is called an INVERTER.

Let us see how they are represented in the Boolean Algebra.

The above mentioned AND, OR and NOT form the first category. The second category of operators are: NAND, NOR and EXOR.

AND operator

In this case two binary inputs produce an output. Both input and In this case two pinary input and are 1s, the output will also be loutput are pulses. If both the inputs are 1s, the output will also be l It is represented by (.). Logically, it can be represented as:



The following table shows all the input-output possibilities to two. input AND gates. Note that the AND gate has a high output only when both input are high. In otherwords, the AND gate is an all-ornothing gate; a high output occurs only when all inputs are high. The AND gate is named so because of the fact that a high (1) output occurs only when A and B both input contacts are high (1).


Two input AND Gate

| A | В | OUT |
|----------|----------|----------|
| Low (0) | Low (0) | Low (0) |
| Low (0) | High (1) | Low (0) |
| High (1) | Low (0) | Low (0) |
| High (1) | High (1) | High (1) |

The AND gate is named so because of the fact that a high (1) output occurs only when A and B both input contacts are high (1).

More then Two Inputs

Three input AND gate can be represented as follows:



The inputs are A, B and C. When all inputs are high, all diodes are

Fundame

noncon voltage down to down t output

> An A each diod

all i

Or

No

The par eith It i

A

nonconducting and the supply voltage pulls the output up to a high voltage. If all inputs are low, all diodes conduct and pull the output down to a low voltage. Even one conducting diode will pull the output down to a low voltage. The following table summarizes all input-output possibilities, in binary codes.


| Three input AND Gate | | | |
|----------------------|---|---|-----|
| A | В | C | OUT |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| . 1 | 0 | 1 | 0 |
| | 1 | 0 | 0 |
| i | 1 | 1 | 1 |

An AND gate can have as many inputs are needed; add one diode for each additional input. Five diodes result in a five AND gate. Seven diode result in a seven-input AND gate.

No matter, how many inputs an AND gate has, acrtion is same, i.e., all inputs must be high to get a high output.

Or operator

The OR operation produces a pulse if its inputs are pulses. It is like a parallel circuit. An expression formed with OR operator is true if either of the given proposition is true or if all the proposition are true. It is indicated by (+). Logically, it can be represented as:



A OR gate can be represented in binary form with the help of the


following table:

| owing table: | i, I WU IIII | OR Gate | |
|--------------|--------------|--------------|--------------|
| | B | OUT | |
| | | 0 | |
| | 0.0 | | |
| 0 | Open Aller | | |
| 0 | 会生物は会議が | | |
| | 0 | | |
| | | | |
| | | and binary l | for high way |

The binary 0 stands for low voltage and binary 1 for high voltage The binary U stands for high inputs produce a high output; this is why the circuit is called an OR gate. Tuestar

NOT operator

As mentioned before, it is an inversion gate. It is unary in nature, i.e., As mentioned octors, single bit at a time. It changes an input to its opposite state. It is represented by as: 0's are replaced by 1's. and 1's opposite state. It is represented by A' are replaced by 0's. The NOT of A would be represented by A'. Logically, it can be represented as:



In the tabular form NOT gates can be represented as follows:

| IN | OUT |
|------------------------------|----------|
| Low (0) | High (1) |
| High (1) | Low (0) |
| Or it can be represented as: | |
| IN . | OUT |
| Low | Low |
| High | High |
| 20\n | |

Fundan

NAN

This NAN of the true.


> All 1 of a

> > Th un

NAND operator

This is a combination of AND and NOT. An operation formed by NAND is true if either one of the two propositions is false or if both of them are false. The output is false only when both the inputs are

All the three gates NOT, AND and OR can be represented in terms of any NAND gates. Logically, it can be represented as:




The following truth table representation will make it easier to

| Truth Table For NAND | | | |
|----------------------|---|--------|--|
| A | В | (A.B)' | |
| 1 | 0 | 1 | |
| 0 | | i | |
| 1 | | 0 | |
| O. | 0 | 1. 6 | |

NOR operator

It is a combination of OR followed by NOT. An expression formed by NOR is true if both the constituent propositions are false. Logically it can be represented as:




The following truth table representation will make it easier to understand.

| | Truth Table Fo | (A+B)' |
|--------|----------------|--------|
| A · | · 0 | 0.4 |
| 7 8 | \mathbf{i} | 0 |
| | 4 | 0 |
| | 0 | |

EXOR operator

This is an exclusive OR operation. An expression formed with EXOR is true if either one of the two propositions is true, but it is false when both the propositions are true. It is represented as EXOR. Logically, it can be represented as:



The following truth table representation will make it easier to understand.

| Truth Table For EXOR | | | |
|----------------------|----|----------|--|
| A | В | A EXOR B | |
| | 0 | 1 | |
| 1.0 | 1 | I est | |
| | 1 | 0 | |
| 1 | | , v | |
| 0 | 0, | V v | |

Now that you have seen the various logic gates and their operations. These form the base of all the logics which are used in the making of chips, which in turn form the base of the computer chips.

Digital Integrated Circuits

A manufacturer can produce miniature circuits on the surface of a small piece of semiconductor material called a chip, by using advanced

photogra a micro Integrat resisters

Large-s Mediun small-se same c

> The tw oxide on chi techno techno packe

> > A dig levels conne devic

> > > Thes

circu

DTI now

TT ine

por and

cat

photographic techniques. The finished network is too small, you need a microscope to see the connections. Such a circuit is called an Integrated circuit (IC) because the component (transistors, diode, resisters) are an integral part of the chip.

Large-scale integration (LSI) refers to more than 100 gates per chip. Large-scale integration (MSI) means 12 to 100 gates per chip.

Medium-scale integration (SSI) refers the 100 gates per chip and Medium-seale integration (SSI) refers the ICs with fewer than 12 on the same chip.

The two basic techniques for:manufacturing ICS are bipolar and metaloxide semiconductor (MOS). The first fabricates bipolar transistors on chip; the second, MOS field-effect transistors (MOSFETs). Bipolar technology is preferred for SSI and MSI because it is faster. MOS technology dominates the LSI field because more MOSFETs can be packed into the same chip area.

A digital family is a group of compatible devices with the same logic levels and supply voltages. The word compatible means that you can connect the output of one device to the input of another. With the devices of a digital family, you can create a wide variety of logic circuits.

These families are in the bipolar category:

DTL Diode-transistor logic

Transistor logic TTL

Emitter - coupled logic ECL

DTL uses diodes and transistors; this design was very popular but now it is obsolete. TTL was introduced in 1964 by Texas instruments. TTL is a widely used family of digital devices. TTL is fast. inexperience, and easy to use.

TTL uses transistors almost exclusively. It has become the most popular family of SSI and MSI chips. ECL is the fastest logic family and is used in high-speed applications. These families are in the MOS category:

p-channel MOSFETS **PMOS**

n-channel MOSFETS NMOS

CMOs complementary MOSFETS


PMOS is the oldest and slowest type. It is now becoming obsolete. NMOS dominates the LSI-field in its use for microprocessors and memories. CMOS is a push-pull management of n-channel and p-channel MOSFETS.

CMOS is used in digital wristwatches, pocket calculator, etc. In other word, CMOS is used where low power consumption is needed.

De Morgan's First Theorem

The following figure shows a two-input NOR gate and the Boolean equation for NOR gate is:

$$Y = \overline{A + B}$$



The truth table for two-input NOR gate is shown below.

| Two-input NOR gate. | | | |
|---------------------|---|--------------------|--|
| A | В | $\overline{A + B}$ | |
| 0 | 0 | 1 | |
| | 0 | 0 | |
| Û | 1 | 0 | |
| 1 | 1 | 0 | |

The truth table for bubbled AND gate is shown in the following table.

| | Two-input bubbled | I AND gate |
|------|-------------------|-----------------------------|
| 'A ' | В | $\overline{A} \overline{B}$ |
| 0 | 0 | 1 |
| 0 | | 0 |
| i | 0 | 0 |
| 1 | 1 | 0 |

The first equidescribed a b same inputs,

This identity complement

De Morg

The complete complement bubbled On

The follow equation for

The first equation described a NOR gate and the second equation described a bubbled AND gate. Since the outputs are equal for the

$$\overline{A + B} = \overline{A} \overline{B}$$

This identity is known as De Morgan's first theorem. It says the complement of a sum equals the product of the complements.

De Morgan's Second Theorem

The complement of a logical product equals the logical sum of the complements. In terms of circuits, a NAND gate is equivalent to a

The following figure shows the two-input NAND gate and the Boolean equation for NAND gate is

$$Y = \overline{A} B$$


The truth table for two-input NAND gate is described below.

| | Two input NAND ga | ate 🦂 😘 |
|-----|-------------------|---------|
| A | В | A B |
| 0 | 0 | 1 |
| l n | | 1 |
| 0 | | |
| 1 1 | 0 | |
| 1 1 | | 0 |

The following figure shows the OR gate with inverted inputs (bubbled OR gate) and the Boolean equation for this is:

$$Y = \overline{A} + \overline{B}$$

Fundamentals of



The truth table for bubbled OR gate is described below:

| | Two-input | Bubbled | OR g | ate | |
|---|-------------|---------|------|-----|--------|
| A | | В | 1 | Ā.+ | B |
| 0 | 41 4 7 12 V | 0 | | 1 | |
| 0 | | 1 | | 1 | 127 |
| | | 0 | | 3 | A ANDA |
| | | | | | |
| 1 | | 1 | | U | |

The first equation describes a NAND gate and the second equation describes a bubbled OR gate. Since the outputs are equals for the same inputs, we equate them

$$\overline{AB} = \overline{A} + \overline{B}$$

This is known as De Morgan's second theorem. It says the complement of a logical product equals the logical sum of the complements. A NAND gate is equivalent to a bubbled Or gate. So you can interchange the circuit very often to reduce complicate circuits to simpler forms.

Karnaugh Maps

A Karnaugh map is a graphical display of the fundamental product in a truth table. Many engineers don't simplify equation with Boolean algebra, they use a method based on Karnaugh maps. First we will discuss how to construct a Karnaugh map for a given truth table.

Two Variable Map

Suppose you have a truth table, involving two variables as shown the following table.

| | 1 | | 1.00 | Aires | 30 | 1 13 | 1 | | | | 4 | | | | | * | 14.5 | | 957 | 2 | 2.8. | | | 4 | | | 3.1 | 10 | (C) | | | 4.5 | 100 | 3. | - | ř | | 1 | 21.4 | | | |
|----|-----|-----|------|-------|------|------|------|-------|-----|-----|-----|-----|----|------|------|-----|-------|-----|-----|------|------|------|-----|------|------|-----|------|-----|-----|-------|------|------|------------|-------|---------|------|-----|------|------|------|-----|-----|
| | 8 | 1 | - 1 | | | | 13 | 10 | 35 | 4.7 | | 20 | | | | 200 | | | | | | | | 5 | 1 1 | - 4 | | | | 1 | | | | | | | | | | | * | 3.3 |
| | | 13 | 100 | 23 | 5 | | 5.54 | | 200 | | . 9 | | | | | | V10 F | | | | T | т. | | | 0 | 2.2 | * - | 10 | 4 | 1 | | | 100 | 5. 4 | 1.43 | - | | | | 394 | | · . |
| 1 | | 10 | | 3 | | CA. | 14 | . 4 | | 14 | 12 | 2. | | | | 5 | | | | - 1 | ٠, | • | 30 | | | | | 100 | | was . | 1 | | | | St. 100 | 20 | | | | | v | |
| | 7" | | 20 | 25 | -2 | | 15.5 | | 300 | | | 16 | 13 | | 2. 3 | | | | | 10 | - | • | 3.1 | | | | 13.4 | | * | SP | 500 | | | 1 | | 13 | | 5.0 | | 14 | | Fa. |
| | 4 | | 2.5 | | 9.3 | | 35 / | 2.0 | 7.0 | | | | | | | 2.7 | | | | . 19 | I | | | | (3.) | 12 | | -15 | | 10, | 2 | | The second | . 1 | | | | | 19 | | | |
| | | 10 | 12 | 0.0 | 130 | 1 | 1.4 | 1 | | | 100 | | | | 4.5 | | | | | | | | | | 100 | | 8 | | | 12.5 | | | 60 | | 55 | 200 | | 3923 | 2 | | | |
| | 100 | | | 65.0 | 100 | 100 | | V15 | | - | | | | | -74 | | | 1 | | 1 | | | 13 | | -30 | 31 | | 1 | 4 | | | | | | are. | 3480 | - | 4. | | F | | 3.0 |
| | | 1 | 1 1 | | | 18 | 122 | 137 | | | | 1 | | | 3.8 | | 8.5 | | | 93 | | 100 | | | | 100 | | | | 200 | 23 | | -3 | | 4.3 | | 5.5 | 100 | | 20 | 18 | |
| | | 100 | 333 | 100 | | 100 | * | | 1 | - 2 | | 200 | | | | | 7 | | | | 1 | 1.00 | 5 | | 77. | | | | | 4 | | | | | | 100 | 4 | 2.4 | | 3.74 | -2. | 1 |
| O. | - | | | 7.7 | Sc 3 | | | War 3 | | 50 | 48 | | 87 | | | 3. | 1 | 150 | 1 | T., | | ٠. | | 4.4 | | | | | 20 | 219 | | 3912 | | F. V. | 7.13 | 53 | | | 200 | 1 | • | 3 |
| 1 | 1 | 1 | 1 | | 1 | | | 1 | | | 12 | | | | 13 | | 4 | | 23 | 31. | | | 4 | 1 | | 635 | | * . | 578 | | | | | ٠, | | 4 | 20 | | 1 | 80 | 18 | 1 |
| | 1 | 10 | 100 | | | | | 101 | | 1 | 2 | 14 | | | | 1 | 1 | 1 | | 100 | (| , | 13 | . 15 | 100 | 1 | . 6 | | | | 20.0 | 11 | | 1 | | 1 | | 200 | | 18 | | |
| 71 | 100 | | 8.0 | 4 | | | | | | | | 1 | | 20.1 | | | | 125 | | 28 | 100 | No. | | 17 | 14 | 15 | | | | | | | 1 | | 43.5 | 100 | | 200 | 1 | | 7 | 2 1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

As there are and second wariables and by A and the following fig Find the out in for the in is AB. Now figure (b).

Similarly, to appear for this is in above enter all (

129

| | | | 0 |) | | T. | | 1 | | | | | おいる | TOTAL | | | | | | | | | | • | | 1 | | | | 100 | | | | i. | |
|---|---|---|---|---|-----|----|-----|---|---|--|--|----------|-----|-------|----|--|---|------------|---|--|--|----|--|---|---|---|-------|---|---|-----|--|-----|-----|-------|--------------|
| | • | | 1 | | | | | | | | | | | | | | • | | | | | | | | 1 | | * 1 T | 0 | | | | | | 7 | Charles. |
| | | | | | 7 4 | | N S | | | | | W. S. C. | | | | | C |) | | | | | | | | | | J | | | | 清けは | | 2 | 100 |
| | | | 1 | 1 | | | | | | | | | | | | | 1 | Control of | * | | | 1. | | | | | | 1 | 1 | | | | 111 | | The state of |
| 4 | 1 | 1 | | | | 1 | | | 1 | | | | | | 17 | | 1 | | | | | | | | | | | 1 | | | | | 1 | | |

As there are only two variable hence one variable represents the rows and second variable represents the columns. Note the order of the variables and their complements; the vertical column has A followed by A and the horizontal row has B followed by B as shown in the following figure (a).

Find the output in the truth table. The first high (1) output to appear in for the input of A = 1 and B = 0. The fundamental product for this is AB. Now, enter 1 in the Karnaugh map is shown in the following figure (b).

ation r the


the f the

ated


lucts ilean

will

A (a)



B B
A 1
(b)



Similarly, find the other output 1 in the truth table. The next 1 output to appear is for the input A = 1 and B = 1. The fundamental product for this is AB. Now place the 1 at their corresponding place as shown in above figure (c). After placing the all 1s on the karnaugh map, enter all 0s in the renaming spaces as shown in the above figure (d).

Fo

M th Si

Three Variable Map

Suppose you have a truth table involving three variables as shown is of the following table. It is especially important to notice the order of ma the variables and their complements. The vertical column is labeled res A B, AB and AB. This order is not a binary progression; instead ne it follows the order of 00, 01, 11 and 10.

| A | В | · · · · · · · | Y |
|---------------|-----|---------------|----------|
| $\frac{1}{0}$ | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 - | 0 | 1> A B C |
| 0 | ì | 1 | 1> A B C |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| | | | |

| \overline{c} | C | \overline{c} | | _ |
|----------------------------|----|----------------|-----------------------|-------|
| $\overline{A}\overline{B}$ | | | | С |
| ĀB | | AB AB 1 | | |
| AB AB | | | The Art of Art of the | |
| AB | | AB | 1, | 1 |
| | | AB _ | | |
| | ā) | | (b) | |
| | | | | |

| | \bar{c} | C |
|-----|-----------|----|
| ĀB | 0 | 0 |
| ĀB. | 1 | |
| AB | 0 | 1 |
| AB | 0 | 0 |
| | | c) |

own in der of abeled nstead

Now, look the output Is in the above table. The fundamental products of the variable are ABC, ABC, and ABC. Place these 1s in Karnaugh map are shown in the figure (b). The final step is to enter 0s in the remaining space figure (c). This way we get the fundamental products needed for the sum-of-products circuit.

Four Variable Map

Many MSI circuits process binary words of 4 bits called nibbles. For this reason, logic circuits are often designed to handle four variables. Suppose you have the following truth table


| A | В | C | S | Y |
|-------|---------------------------------------|---|-----|------------|
| · 0 : | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 1 | > A B C D |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1. | 0 | 1. | 0 |
| 0 | 1 | 1 | 0 1 | > A B C D |
| 0 | 1. | 1 | 1 1 | > A B C D |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | ĺ | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | | 0 | 0 | 0 |
| | 1 | 0 | 1 | 0 |
| 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 | 0 | 1> A B C D |
| 1 ' | | 1 | 1 | 0 |

To obtain the Karnaugh map of four variables, the variables are divided into two groups each containing two variables. The two variables are drawn as rows while other two variables represents the column of the graph. There is no restriction to choose the group for rows and columns but the concatenation of the variables to represents the fundamental

Boolean Algebra and Logic Gales Fundamentals of Com product of variable must be in the same order. The vertical column is labeled C D Let's Revise product of variable must be in the horizontal row is labeled C b labeled A B, AB, A B and AB. The horizontal row is labeled C b CD, C D and CD.

Now, look the output Is in above table. The fundamental products of variable are A B C D, A B C D, A B C D and A B C D. Place these Is in Karnaugh map as shown in the following figure (b). The final step is to enter 0s in the remaining space figure (c). This represents the four variable Karnaugh map.

| | CDCD | CDCD |
|----------|------|------|
| ĀB | | |
| ĀB AB | | |
| | | |
| AB | 7 | a) |



| | c | 5 6 | D. | C D | СD |
|----------------------------|----------------|----------------|-----|-----|----|
| $\overline{A}\overline{B}$ | 0 | | | 0 | 7 |
| ĀB | 7 1 Dec 19 1 | | | | |
| | Comment of the | C | | 1 | 7 |
| 4 <i>B</i> | 0 | 0 | | 0 | 1 |
| 4 B | 0 | 0 | | 0. | Ö |
| | | | | | |
| | | | (c) | | |

- 1. A computer wo OFF is known
- 2. In AND oper
- 3. The OR oper 4. NOT operato
- 5. NAND oper
- 6. NOR operat
- 7. EXOR oper
- 8. The two ba oxide semi
- 9. TTL uses
- 10. CMOS is a
- 11. A Karnau truth table
- 12. De Morga product c
- De Morg equals th

Answer

- 1. What a
- 2. What
- 3. Define
- 4. Descr
- 5. Defin
- 6. Defin
- 7. Defi
 - 8. Defi
- 9. Defi

ertical column is Let's Revise

mental products D. Place these (b). The final This represents

- 1. A computer works on the theory of ON and OFF. A ON is also 1, whereas
- 2. In AND operator two binary inputs produce an output.
- 3. The OR operation produces a pulse if its inputs are pulses.
- 4. NOT operator is an inversion gate.
- 5. NAND operator is a combination of AND and NOT.
- 6. NOR operator is a combination of OR followed by NOT.
- 7. EXOR operator is an exclusive OR operation.
- 8. The two basic techniques for:manufacturing ICS are bipolar and metaloxide semiconductor (MOS).
- 9. TTL uses transistors almost exclusively.
- 10. CMOS is a push-pull management of n-channel and p-channel MOSFETS.
- 11. A Karnaugh map is a graphical display of the fundamental products in a truth table.
- 12. De Morgan's first theorem says that the complement of a sum equals the product of the complements.
- 13. De Morgan's second theorem says that the complement of a logical product equals the logical sum of the complements.

Answer the Following Questions

- 1. What are logic gates?
- 2. What is an And Gate?
- 3. Define OR and NOR Gates.
- 4. Describe NOR operation.
- 5. Define AND gate for more than two inputs
- 6. Define OR operator.
- 7. Define NOT operator.
- 8. Define the truth table of NOT operator
- 9. Define EXOR operator